I. INTRODUCTION
Successful and efficient Si-RFIC design in the 60 GHz regime and beyond requires accurate models [1] , [2] of all active and passive components. Especially all transmission lines, interconnects and parasitic structures have to be modeled very precisely because of its serious influence on the frequency response. In millimetre wave circuits microstrip structures are used as interconnect lines, open or short circuited stubs in matching and biasing circuits and also for on-chip filtering [3] . This work is a part of the development of a complete microstrip library for a SiGe BiCMOS process with f t around 230 GHz.
As evident from [4] - [9] considerable effort has been made on characterization of on-chip transmission lines up to the 110 GHz regime. In [4] line model verification has been made by applying two different de-embedding techniques and results are compared with IE3D simulation models. Dependency of line parameters on factors like line dimensions and choice of the metal layer in the stack is studied in [6] . In our work the complete cycle in the characterization of passive on chip elements from electromagnetic (EM) analysis until measurements, de-embedding and characterization will be presented.
The subsequent paper is divided into three sections. Section II describes the EM analysis performed and compares measured and simulated results. Section III explains the applied de-embedding technique while in section IV extracted line parameters and their variation with line geometry are presented.
II. EM ANALYSIS AND MEASUREMENT RESULTS
Careful electromagnetic modeling is very important for onchip passive element characterization. This section presents essential points in 2.5D EM modeling and compares both simulation and measured results. 
A. EM Analysis
A simplified technology cross section used for electromagnetic modeling is presented in Fig. 1 . Top metal (metal 5) with 3 µm thickness has been used as conductor in the microstrip structure with bottom metal (metal 1) as ground plane. Thickness of the silicon wafer is about 370 µm.
Due to a planar arrangement, the method of moments (MoM) based planar EM solver SONNET [10] has been used. Compared to 3D EM solvers the chosen option is quite faster. Fig. 2 (a) shows the layout example of a 16 µm wide line of 200 µm length with a ground-signal-ground pad structure for on-wafer probing (80 µm x 80 µm). Fig. 2 (b) shows the SONNET 3D visualization of the thick metal option. In all cases the width of the ground layer has been kept approximately 4 times broader than the strip width on top. The thickness of the metal layers has to be carefully modeled to accurately predict the loss and matching behaviour of the lines [10] . Fig 3. shows the importance of this fact by comparing the EM simulation results for two different metal models. The sheet metal type is modeled assuming zero thickness where only the loss is affected by the thickness [10] . In contrast, the thick metal type accurately models the 3D characteristics of thick conductors. As we can see in Fig. 3 , the sheet metal type gives more optimistic results and this becomes more pronounced at very high frequencies. This is due to the fact that with sheet metal model the line impedance increases owing to lower capacitance estimation. Thus the matching behaviour is improved and lower insertion losses are obtained as shown in Fig. 3 . However in contrary to this, with 3D characterization of the metal layers using thick metal option transmission and matching values close to the measurements can be obtained. This is because with that approach the line impedance is lower compared to the sheet metal option. This aspect is many times overseen and results in considerable difference between measurement and simulation. Although in RFICs the metal layer width is few times larger than the thickness, both are in the same order of magnitude. Therefore the correct consideration of the metal layer thickness during the EM analysis is a very important issue especially at millimetre wave frequencies. This is also important for the analysis of other passive elements like MIM capacitors, on-chip spiral inductors and discontinuities. Table 1 shows the list of transmission lines characterized using an on-wafer measurement setup. The test chips are provided for on-wafer probing in GSG configuration with an Agilent 8510XF 110 GHz vector network analyzer. A shortopen-load-through calibration technique (SOLT) has been used. The results in Figs. 4 -5 are related to Line4 and Line5 which have the same length but different widths. The impedance variation can be taken clearly from these diagrams. Line4 with 16 µm strip width has a characteristic impedance closer to reference impedance and hence lower losses than Line5 with 30 µm width. A slight variation between the modeling and measurements is expected due to parameters like metal roughness. We will investigate this issue more accurately in the future.
B. Measurement Results

III. DE-EMBEDDING PROCEDURE
Various de-embedding techniques have been proposed for line characterization [6] , [8] . Majority of them are based on lumped element modeling of the pad parasitics. The applied technique in our work relies on the symmetry of the characterized through line and this is verified by comparing S 12 with S 21 of this line. The de-embedding technique applied is similar to [7] . The simplified flow of this method is explained as follows: A-Parameters are calculated from the measured S-parameters of the short through line and pad parasitics are de-embedded from the cascaded matrix [11] . This is shown in Fig. 6 (a) and equation (1) . These pad parasitics are extracted from the measured performance of the microstrip transmission line. A-parameter matrices of these transmission lines can be calculated as shown in Fig. 6 (b) and equation (2) .
(b) IV. DETERMINATION OF LINE PARAMETERS From the de-embedded A-parameter matrix of the line characteristic impedance, propagation constant and effective permittivity are calculated according to [6] . This method has been applied across various line dimensions and the results are presented from Figs. 7 -9. As evident from the basic transmission line properties [11] , the characteristic impedance varies strongly with the strip width. This can be clearly seen from the results in Fig. 7 . Because the passivation acts as a dielectric overlay the characteristics of the integrated microstrip line are different from the standard structure without overlay. Microstrip implementations from common simulators like ADS are therefore not applicable for integrated microstrip lines. Clearly recognizable discrepancies concerning characteristic impedance, effective permittivity and propagation constant can be observed comparing these two types of lines. At very high frequencies due to ωL' >> R' and ωC' >> G', the characteristic impedance is almost constant but becomes more frequency dependent below 10 GHz as can be clearly seen in Fig. 7 . Fig. 8 shows the attenuation for the 16 µm and 30 µm wide lines. Only a slight dependence on width can be observed because of a compensation effect: lower characteristic impedances tend to higher losses -but this tendency is compensated by a broader strip. The effective permittivity shows a similar frequency behavior as the characteristic impedance because of the same reasons -but only minor variation with strip width as shown in Fig. 9 . This means that the field fractions being within the dielectric layers are widely independent of strip width. This work can be seen as a first step towards a passive library containing all types of lumped elements, interconnects and parasitic structures on silicon substrates with multi metal layers on top. Together with the active models it should be the design basis for SiGe HBT based circuits up and beyond 100 GHz.
